 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
|
|
|
|
|
|
 |
|
Matlab
|
|
Source
|
|
|
|
|
 |
|
|
|
 |
 |
|
Compiled
|
|
Simulation
|
|
|
|
|
|
 |
 |
 |
 |
 |
 |
Backend:
|
|
| • |
Instruction
Selection
|
| • |
Scheduler
|
|
| • |
Register
Allocation
|
|
|
| • |
Compression
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
 |
 |
|
Abstract
|
|
|
Syntax Tree
|
|
|
|
|
|
 |
Intermediate
|
|
Representation
|
|
|
|
|
|
|
|
|
|
|
|
 |
 |
 |
 |
Centerpart:
|
|
| • |
Allen/Kennedy
|
|
| • |
Tensor
Algebra
|
|
|
|
|
|
|
|
 |
|
|
|
|
 |
 |
System-C
|
|
|
Model
|
|
|
|
 |
|
VHDL
|
|
Model
|
|
|
|
 |
 |
|
LISA
|
|
|
Model
|
|
|
|
|
|
|
|
 |
 |
 |
|
Sequential
|
|
Instruction
|
|
|
List
|
|
|
|
|
|
|
|
|
 |
Intermediate
|
|
Representation
|
|
|
|
|
|
|
|
|
|
|
|
 |
|
 |
|
 |
|
|