 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
|
 |
|
|
 |
 |
| • |
e.g., DVB-T
|
|
|
|
 |
|
Matlab
|
Source
|
|
|
|
|
|
|
 |
 |
 |
 |
 |
 |
| • |
instruction
|
|
selection
|
|
| • |
scheduling
|
|
| • |
register
|
|
|
|
allocation
|
|
|
|
|
|
|
|
|
|
 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
 |
 |
 |
 |
 |
| • |
debugging
|
|
| • |
Philips Trimedia
|
| • |
Intel ISSE/MMX
|
|
|
| • |
TI C6x
|
|
|
|
|
|
|
|
|
|
|
|
 |
Object
|
Code
|
|
|
|
|
 |
Tree
|
|
|
Representation
|
|
|
|
|
|
|
|
|
|
|
|
 |
|
|
 |
 |
 |
 |
 |
| • |
type analysis
|
|
| • |
customization
|
| • |
vectorization
|
|
|
| • |
tranformation
|
|
|
|
|
|
|
 |
 |
System-C
|
|
Model
|
|
|
|
 |
VHDL
|
|
Model
|
|
|
 |
 |
|
Lisa
|
|
Model
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
 |
 |
| • |
CATS DSP
|
|
|
|
|
|
|
 |
Linear Instruction
|
List
|
|
|
|
|
 |
|
|