 |
|
|
|
|
|
|
|
|
|
|
Cooperation
Uni-Dortmund and TU-Dresden
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TU Dresden
|
|
| § |
M5 – DVB-T
|
|
| § |
M5 – PUMA:
UMTS/802.11b
|
|
| § |
register
achitecture tool for finding
|
|
|
life-time etc.
|
|
| § |
core generator
|
|
| § |
compression
engine / multiprocessor
|
|
memory
architecture
|
|
|
| § |
code generator
of DSP loop code
|
|
| § |
compiler backend
(register allocator)
|
|
| § |
assembler and
debugger for
|
|
|
pipelining
|
|
| § |
Matlab Compiler
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Uni Dortmund
|
|
| § |
Memory
partitioning
|
|
| § |
Dynamic Overlay
|
|
| § |
M5 scalar
compiler
|
|
| § |
Scheduling for
memory
|
|
allocation/design
|
|
| § |
Memory models
|
|
| § |
Memory hierarchy
|
|
|
|
|
|
|
|
|
|
|
|
Future Work
|
|
| • |
Slicing of vector
memory
|
|
|
|
|
|
|
|
Future Work
|
|
| • |
Detailed Energy Model
|
|
| • |
float/fixed-point mapping
|
|
|
|
|
|